Comment synthétiser du verilog pour Xilinx avec Yosys
yosys
verilog
xilinx
FoldFold allExpandExpand allAre you sure you want to delete this link?Are you sure you want to delete this tag?
The personal, minimalist, super-fast, database free, bookmarking service by the Shaarli community